1/11
April 2003
STP9NK90Z - STF9NK90Z
STW9NK90Z
N-CHANNEL 900V - 1.1
- 8A TO-220/TO-220FP/TO-247
Zener-Protected SuperMESHTMPower MOSFET
s
TYPICAL R
DS
(on) = 1.1
s
EXTREMELY HIGH dv/dt CAPABILITY
s
100% AVALANCHE TESTED
s
GATE CHARGE MINIMIZED
s
VERY LOW INTRINSIC CAPACITANCES
s
VERY GOOD MANUFACTURING
REPEATIBILITY
DESCRIPTION
The SuperMESHTM series is obtained through an
extreme optimization of ST's well established strip-
based PowerMESHTM layout. In addition to pushing
on-resistance significantly down, special care is tak-
en to ensure a very good dv/dt capability for the
most demanding applications. Such series comple-
ments ST full range of high voltage MOSFETs in-
cluding revolutionary MDmeshTM products.
APPLICATIONS
s
HIGH CURRENT, HIGH SPEED SWITCHING
s
SWITCH MODE POWER SUPPLIES
s
DC-AC CONVERTERS FOR WELDING, UPS
AND MOTOR DRIVE
ORDERING INFORMATION
TYPE
V
DSS
R
DS(on)
I
D
Pw
STP9NK90Z
STF9NK90Z
STW9NK90Z
900 V
900 V
900 V
< 1.3
< 1.3
< 1.3
8 A
8 A
8 A
160 W
40 W
160 W
SALES TYPE
MARKING
PACKAGE
PACKAGING
STP9NK90Z
P9NK90Z
TO-220
TUBE
STF9NK90Z
F9NK90Z
TO-220FP
TUBE
STW9NK90Z
W9NK90Z
TO-247
TUBE
TO-220
TO-220FP
1
2
3
1
2
3
TO-247
INTERNAL SCHEMATIC DIAGRAM
STP9NK90Z - STF9NK90Z - STW9NK90Z
2/11
ABSOLUTE MAXIMUM RATINGS
( ) Pulse width limited by safe operating area
(1) I
SD
8A, di/dt
200A/s, V
DD
V
(BR)DSS
, T
j
T
JMAX.
(*) Limited only by maximum temperature allowed
THERMAL DATA
AVALANCHE CHARACTERISTICS
GATE-SOURCE ZENER DIODE
PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES
The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's
ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be
applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and
cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the
usage of external components.
Symbol
Parameter
Value
Unit
STP9NK90Z
STF9NK90Z
STW9NK90Z
V
DS
Drain-source Voltage (V
GS
= 0)
900
V
V
DGR
Drain-gate Voltage (R
GS
= 20 k
)
900
V
V
GS
Gate- source Voltage
30
V
I
D
Drain Current (continuous) at T
C
= 25C
8
8 (*)
8
A
I
D
Drain Current (continuous) at T
C
= 100C
5
5 (*)
5
A
I
DM
( )
Drain Current (pulsed)
32
32 (*)
32
A
P
TOT
Total Dissipation at T
C
= 25C
160
40
160
W
Derating Factor
1.28
0.32
1.28
W/C
V
ESD(G-S)
Gate source ESD(HBM-C=100pF, R=1.5K
)
4
KV
dv/dt (1)
Peak Diode Recovery voltage slope
4.5
V/ns
V
ISO
Insulation Withstand Voltage (DC)
-
2500
-
V
T
j
T
stg
Operating Junction Temperature
Storage Temperature
-55 to 150
-55 to 150
C
C
TO-220
TO-220FP
TO-247
Rthj-case
Thermal Resistance Junction-case Max
0.78
3.1
0.78
C/W
Rthj-amb
Thermal Resistance Junction-ambient Max
62.5
50
C/W
T
l
Maximum Lead Temperature For Soldering Purpose
300
C
Symbol
Parameter
Max Value
Unit
I
AR
Avalanche Current, Repetitive or Not-Repetitive
(pulse width limited by T
j
max)
8
A
E
AS
Single Pulse Avalanche Energy
(starting T
j
= 25 C, I
D
= I
AR
, V
DD
= 50 V)
300
mJ
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
BV
GSO
Gate-Source Breakdown
Voltage
Igs= 1mA (Open Drain)
30
V
3/11
STP9NK90Z - STF9NK90Z - STW9NK90Z
ELECTRICAL CHARACTERISTICS (T
CASE
=25C UNLESS OTHERWISE SPECIFIED)
ON/OFF
DYNAMIC
SWITCHING ON
SWITCHING OFF
SOURCE DRAIN DIODE
Note: 1. Pulsed: Pulse duration = 300 s, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
3. C
oss eq.
is defined as a constant equivalent capacitance giving the same charging time as C
oss
when V
DS
increases from 0 to 80%
V
DSS
.
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
V
(BR)DSS
Drain-source
Breakdown Voltage
I
D
= 1 mA, V
GS
= 0
900
V
I
DSS
Zero Gate Voltage
Drain Current (V
GS
= 0)
V
DS
= Max Rating
V
DS
= Max Rating, T
C
= 125 C
1
50
A
A
I
GSS
Gate-body Leakage
Current (V
DS
= 0)
V
GS
= 20V
10
A
V
GS(th)
Gate Threshold Voltage
V
DS
= V
GS
, I
D
= 100A
3
3.75
4.5
V
R
DS(on)
Static Drain-source On
Resistance
V
GS
= 10V, I
D
= 3.6 A
1.1
1.3
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
g
fs
(1)
Forward Transconductance
V
DS
= 15 V
,
I
D
= 3.6 A
5.75
S
C
iss
C
oss
C
rss
Input Capacitance
Output Capacitance
Reverse Transfer
Capacitance
V
DS
= 25V, f = 1 MHz, V
GS
= 0
2115
190
40
pF
pF
pF
C
oss eq.
(3)
Equivalent Output
Capacitance
V
GS
= 0V, V
DS
= 0V to 720V
115
pF
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
t
d(on)
t
r
Turn-on Delay Time
Rise Time
V
DD
= 450 V, I
D
= 4A
R
G
= 4.7
V
GS
= 10 V
(Resistive Load see, Figure 3)
22
13
ns
ns
Q
g
Q
gs
Q
gd
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
V
DD
= 720V, I
D
= 8 A,
V
GS
= 10V
72
14
38
100
nC
nC
nC
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
t
d(off)
t
f
Turn-off Delay Time
Fall Time
V
DD
= 450 V, I
D
= 4 A
R
G
= 4.7
V
GS
= 10 V
(Resistive Load see, Figure 3)
55
28
ns
ns
t
r(Voff)
t
f
t
c
Off-voltage Rise Time
Fall Time
Cross-over Time
V
DD
= 720V, I
D
= 8 A,
R
G
= 4.7
,
V
GS
= 10V
(Inductive Load see, Figure 5)
53
11
22
ns
ns
ns
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
I
SD
I
SDM
(2)
Source-drain Current
Source-drain Current (pulsed)
8
32
A
A
V
SD
(1)
Forward On Voltage
I
SD
= 8 A, V
GS
= 0
1.6
V
t
rr
Q
rr
I
RRM
Reverse Recovery Time
Reverse Recovery Charge
Reverse Recovery Current
I
SD
= 8 A, di/dt = 100A/s
V
DD
= 50V, T
j
= 150C
(see test circuit, Figure 5)
950
10
21
ns
C
A
STP9NK90Z - STF9NK90Z - STW9NK90Z
4/11
Thermal Impedance For TO-247
Safe Operating Area For TO-247
Thermal Impedance For TO-220FP
Safe Operating Area For TO-220FP
Safe Operating For TO-220
Thermal Impedance For TO-220
5/11
STP9NK90Z - STF9NK90Z - STW9NK90Z
Gate Charge vs Gate-source Voltage
Capacitance Variations
Static Drain-source On Resistance
Transfer Characteristics
Transconductance
Output Characteristics
STP9NK90Z - STF9NK90Z - STW9NK90Z
6/11
Maximum Avalanche Energy vs Temperature
Normalized BVDSS vs Temperature
Source-drain Diode Forward Characteristics
Normalized On Resistance vs Temperature
Normalized Gate Threshold Voltage vs Temp.
7/11
STP9NK90Z - STF9NK90Z - STW9NK90Z
Fig. 5: Test Circuit For Inductive Load Switching
And Diode Recovery Times
Fig. 4: Gate Charge test Circuit
Fig. 2: Unclamped Inductive Waveform
Fig. 1: Unclamped Inductive Load Test Circuit
Fig. 3: Switching Times Test Circuit For
Resistive Load
STP9NK90Z - STF9NK90Z - STW9NK90Z
8/11
DIM.
mm
inch
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
A
4.40
4.60
0.173
0.181
C
1.23
1.32
0.048
0.051
D
2.40
2.72
0.094
0.107
D1
1.27
0.050
E
0.49
0.70
0.019
0.027
F
0.61
0.88
0.024
0.034
F1
1.14
1.70
0.044
0.067
F2
1.14
1.70
0.044
0.067
G
4.95
5.15
0.194
0.203
G1
2.4
2.7
0.094
0.106
H2
10.0
10.40
0.393
0.409
L2
16.4
0.645
L4
13.0
14.0
0.511
0.551
L5
2.65
2.95
0.104
0.116
L6
15.25
15.75
0.600
0.620
L7
6.2
6.6
0.244
0.260
L9
3.5
3.93
0.137
0.154
DIA.
3.75
3.85
0.147
0.151
L6
A
C
D
E
D1
F
G
L7
L2
Dia.
F1
L5
L4
H2
L9
F2
G1
TO-220 MECHANICAL DATA
P011C
9/11
STP9NK90Z - STF9NK90Z - STW9NK90Z
L2
A
B
D
E
H
G
L6
F
L3
G1
1 2 3
F2
F1
L7
L4
L5
DIM.
mm.
inch
MIN.
TYP
MAX.
MIN.
TYP.
MAX.
A
4.4
4.6
0.173
0.181
B
2.5
2.7
0.098
0.106
D
2.5
2.75
0.098
0.108
E
0.45
0.7
0.017
0.027
F
0.75
1
0.030
0.039
F1
1.15
1.5
0.045
0.067
F2
1.15
1.5
0.045
0.067
G
4.95
5.2
0.195
0.204
G1
2.4
2.7
0.094
0.106
H
10
10.4
0.393
0.409
L2
16
0.630
L3
28.6
30.6
1.126
1.204
L4
9.8
10.6
.0385
0.417
L5
2.9
3.6
0.114
0.141
L6
15.9
16.4
0.626
0.645
L7
9
9.3
0.354
0.366
3
3.2
0.118
0.126
TO-220FP MECHANICAL DATA
STP9NK90Z - STF9NK90Z - STW9NK90Z
10/11
DIM.
mm.
inch
MIN.
TYP
MAX.
MIN.
TYP.
MAX.
A
4.85
5.15
0.19
0.20
A1
2.20
2.60
0.086
0.102
b
1.0
1.40
0.039
0.055
b1
2.0
2.40
0.079
0.094
b2
3.0
3.40
0.118
0.134
c
0.40
0.80
0.015
0.03
D
19.85
20.15
0.781
0.793
E
15.45
15.75
0.608
0.620
e
5.45
0.214
L
14.20
14.80
0.560
0.582
L1
3.70
4.30
0.14
0.17
L2
18.50
0.728
P
3.55
3.65
0.140
0.143
R
4.50
5.50
0.177
0.216
S
5.50
0.216
TO-247 MECHANICAL DATA
11/11
STP9NK90Z - STF9NK90Z - STW9NK90Z
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.
http://www.st.com
PDF 
ZIP